Fault-Tolerance of ”Bad” Quantum Low-Density Parity Check Codes
نویسندگان
چکیده
Quantum low-density parity check (LDPC) codes such as generalized toric codes with finite rate suggested by Tillich and Zémor offer an alternative route for quantum computation. Here, we study LDPC codes and show that any family of LDPC codes, quantum or classical, where distance scales as a positive power of the block length, has a finite error threshold. Based on that, we conclude that quantum LDPC codes, for sufficiently large quantum computers, can offer an advantage over the toric codes.
منابع مشابه
Good quantum codes with low-weight stabilizers
Quantum codes with low-weight stabilizers known as LDPC codes have been actively studied recently due to their potential applications in fault-tolerant quantum computing. However, all families of quantum LDPC codes known to this date suffer from a poor distance scaling limited by the square-root of the code length. This is in a sharp contrast with the classical case where good families of LDPC ...
متن کاملFault-tolerant quantum computation with constant overhead
What is the minimum number of extra qubits needed to perform a large fault-tolerant quantum circuit? Working in a common model of fault-tolerance, I show that in the asymptotic limit of large circuits, the ratio of physical qubits to logical qubits can be a constant. The construction makes use of quantum low-density parity check codes, and the asymptotic overhead of the protocol is equal to tha...
متن کاملHigh-fidelity reliability simulation of XOR-based erasure codes
Erasure codes are the means by which storage systems are typically made reliable. Recent high profile studies of disk failure and sector failures indicate that ever more fault tolerant erasure codes are needed. Many traditional RAID approaches, parity-check array codes (e.g.,EVENODD, RDP, and X-code), and MDS codes offer two and three disk fault tolerant schemes. There are also many novel erasu...
متن کاملDynamic Low-Density Parity Check Codes for Fault-tolerant Nanoscale Memory
New bottom-up techniques can build silicon nanowires (dimension < 10 nm) that exhibit remarkable electronic properties, but with current assembly techniques yield very high defect and fault rates. Nanodevices built using these nanowires have static errors that can be addressed at fabrication time by testing and reconfiguration, but soft errors are problematic, with arrival rates expected to var...
متن کاملFault Tolerant Design of Combinational and Sequential Logic Based on a Parity Check Code
We describe a method for designing fault tolerant circuits based on an extension of a Concurrent Error Detection (CED) technique. The proposed extension combines parity check codes and duplication in order to not only perform error detection but also provide diagnosis and correction capabilities. Informed selection among the outputs of the original synthesized circuit and the outputs of a const...
متن کامل